facsimile TRANSMITTAL

RECEIVED CENTRAL FAX CENTER OCT 28 2004

Date: October 28, 2004

No. of Pages: 6 (including this cover sheet)

Fax No.: (703) 872-9306

PLEASE DELIVER THE FOLLOWING PAGES IMMEDIATELY TO:

Commissioner of Patents

Art Unit: 2633

Examiner: Nathan M. Curs

Phone: (703) 305-3800

From: Stephen D. Burbach

Reg No. 40,285

Application No. 09/782,687 Re:

Filed February 12, 2001 Entitled LINEAR HALF RATE PHASE DETECTOR AND CLOCK AND DATA

RECOVERY CIRCUIT

File: 50991/RJP/B600

I HEREBY CERTIFY THAT THIS PAPER IS BEING FACSIMILE TRANSMITTED TO THE UNITED STATES PATENT AND TRADEMARK OFFICE ON October 28, 2004.

C. Healion

*Correspondence: Second Resubmission of Substitution of Attorney; copy of Substitution of Attorney

CAH PAS573764.1-*-10/28/04 2:32 PM

For Office Services Use Only Return Fax to Celeste Healion

Christie, Parker & Hale, LLP 350 West Colorado Boulevard Post Office Box 7068 Pasadena, CA 91109-7068 626-795-9900 Fax: 626-577-8800

confidential

The Information In this transmission is confidential and is intended only for the use of the Individual or entity named above. If the reader of this message is not the intended recipient, you are hereby notified that any dissemination, distribution or copying of this communication is prohibited. If you have received this communication in error, please notify us immediately by telephone collect, and return the original message to us at the above address via U.S. mall. We will reimburse you for postage. Thank you.

PATENT RESPONSE UNDER 37 CFR 1.116 EXPEDITED PROCEDURE EXAMINING GROUP 2633

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

I hereby certify that this correspondence is being facsimile transmitted to the United States Patent and RECEIVED CENTRAL FAX CENTER Trademark Office on October 28, 2004.

OCT 28 2004

Appl No.

: 09/782,687

Applicant

; Jafar Savoj

Filed

: February 12, 2001

Title

: LINEAR HALF RATE PHASE DETECTOR AND CLOCK AND DATA

RECOVERY CIRCUIT

TC/A.U.

: 2633

Examiner

: Nathan M. Curs

Docket No. : 50991/RJP/B600

Customer No.: 23363

SECOND RESUBMISSION OF SUBSTITUTION OF ATTORNEY

Mail Stop Issue Fee Commissioner for Patents P.O. Box 1450 Alexandria, VA. 22313-1450

Post Office Box 7068 Pasadena, CA 91109-7068 October 28, 2004

Commissioner:

Applicant hereby resubmits the Substitution of Attorney previously submitted on September 29, 2003 and resubmitted on After filing this Substitution of Attorney, the July 9, 2004. subsequent Notice of Allowance dated September 24, 2004 was mailed to the prior attorneys of record.

Accordingly, Applicant requests that the attached copy of the Substitution of Attorney be entered and that all future correspondence for this application be directed to the new attorneys of record.

> Respectfully submitted, CHRISTIE, PARKER & HALE, LLP

Ву

Stephen D. Burbach

Reg. No. 40,285

626/795-9900

(50991-DBP-BL000

PATENT

ART UNIT 3033

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Docket No.

30/DBP/B600

SUBSTITUTION OF ATTORNEY WITH CHANGE OF ADDRESS FOR CORRESPONDENCE BY ASSIGNEE

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Commissioner:

Broadcom Corporation, assignee of the entire interest in and to each U.S. patent application, identified on Exhibit A attached, under an Assignment recorded in the U.S. Patent and Trademark Office, hereby revokes all previous Powers of Attorney and appoints:

D. Bruce Prout	(20,958)	Harold E. Wurst	(22,183)	Jun-Young E. Jeon	(43,693)
Richard J. Ward, Jr.	(24,187)	Robert A. Green	(28,301)	Peter A. Nichols	(47,822)
LcRoy T. Rahn	(20,356)	Richard A. Wallen	(22,671)	Stephen D. Burbach	(40,285)
Walter G. Maxwell	(25,355)	Michael J. MacDermott	(29,946)	Mark J. Marcelli	(36,593)
William P. Christle	(29,371)	Anne Wans	(36,045)	David J. Steele	(47,317)
David A. Dillard	(30.831)	Constantine Marantidia	(39,759)	John W. Peck	(44,284)
Thomas J. Daly	(32.213)	Duniel R. Kimbell	(34,849)	Tom H. Dao	(44,641)
Vincent G. Gloia	(19,959)	Daniel M. Cavanash	(41,661)	Frank L. Circ	(42,419)
Edward R. Schwartz	(31,135)	Gery J. Nelson	(44,257)	Rodney V. Warfford	(51,304)
John D. Carpenter	(34,133)	Kathleen M. Olster	(42,052)	R. W. Johnston	(17,968)
Wesley W. Monroe	(39,778)	Josephine E. Chang	(46,083)	Hayden A. Camey	(22,653)
David A. Flumley	(37,208)	Icel A. Kanth	(41,886)	Russell R. Palmer, Jr.	(22,994)
Gregory S. Lampert	(35,5B1)	Patrick Y. Ikehara	(42,681)	Richard D. Scibel	(22,134)
Mark Geracia	(31,953)	Raymond R. Tabandeh	(43,945)	Richard J. Paciulan	(28,248)
Syed A. Hasan	(41,057)	Cyndria A. Bonner	(44,548)	Richard A. Clegg	(33,485)

all members or associates of or of counsel to the firm CHRISTIE, PARKER & HALE, LLP, telephone (626) 795-9900, as principal attorneys with power to appoint associate attorneys, to prosecute this application and any subsequent application based on the disclosure of this application, and to transact all business in the Patent and Trademark Office connected with this application and any subsequent application.

I hereby certify that this correspondence is being deposited with the U.S. Postal Service as first class mall in an envelope addressed at Consmissioner for Pateons, Patrolles, PASCA learning by A 22313-

-

B600:30/DBP

The authority under this Power of Attorney of each person named above shall automatically terminate and be revoked upon such person ceasing to be a member or associate of or of counsel to that law firm.

Please address all correspondence to CHRISTIE, PARKER & HALE, LLP, P.O. Box 7068, Pasadena, California 91109-7068. Customer Number: 23363

By_

Broadcom Corporation

Date: September 12,2003

Print Name: Dee Henderson

Title Intellectual Property Portfolio

Manager

DBP/djp

DJP PASS24724.1-4-09/5/03 9:47 AM

CPH/BP No.

Application No. Filing Date

Title

BP1646	09/614,308	7/12/2000	Fast Acquisition Phase Locked Loop Using a Current DAC
•••	09/540,248/ 6,526,118	8/81/2000/ 2/25/03	GM Cell Based Control Loops
/BP1648	09/632,665	8/7/2000	CMOS Lock Detect With
	55, 222,222		Double Protection
50955/BP1649	09/632,666	8/7/2000	Built-In Shelf Test for Multi- Channel Transceivers without Data Alignment
/BP1651	09/615,038/	7/12/2000/	Stable Phase Locked Loop
	6,389,092	5/14/2002	Having Separated Pole
/BP1651CON	10/095,886/	3/11/2002/	Stable Phase Locked Loop
	6,549,599	4/15/2003	Having Separated Pole
50952/BP1653	09/792,684/	2/24/01/	Method and Circuitry for
	6,566,971	5/20/2003	Implementing a Differentially Tuned Varactor-Inductor Oscillator
50958/BP1663CON	10/407,909	4/2/2008	Method and Circuitry for Implementing a Differentially Tuned Varactor-Inductor Oscillator
/BP1654	09/782,687	2/12/2001	Linear Half-Rate Phase Detector and Clock and Data Recovery Circuit
/BP1655	09/784,419	2/15/2001	Linear Full-Rate Phase Detector and Clock and Data Recovery Circuit
50947/BP1656	09/772,781/ 6,896,894	1/29/2001/ 5/28/2002	Overflow Detector for FIFO
50948/BP1656CON1	10/104,870/ 6,519,811	8/21/2002/ 2/11/2003	Overflow Detector for FIFO
/BP1657	09/788,220/	2/16/2001/	Method and Circuitry for
7,22 2001	6,396,360	5/28/2002	Implementing an Inductor- Capacitor Phase Interpolated Voltage-Controlled Oscillator
/BP1656	09/650,275	8/29/2000	Seal Ring for Integrated Circuits
/BP1660	09/919,636	7/81/2001	Fully Differential CMOS Phase-Locked Loop
/BP1815	09/860,284	5/18/2001	Varactor Based Differential Vo Band Switching
50957/BP1818	10/037,897	10/22/2001	Methods and Circuitry for Reducing Intermodulation in Integrated Transceivers

EXHIBIT A Page 1

CPH/BP No.

Application No.

Filing Date

Title

BP1851	09/927,705	8/10/2001	Line Loop Back for Very High Speed Application
50950/BP1883DIV	10/267,054	10/7/2002	Low Voltage Differential to Single-Ended Converter
/BP1885	09/910,436	7/19/2001	Synchronous Data Serialization Circuit
/BP1885CON	10/431,103	5/6/2003	Synchronous Data Serialization Circuit
50958/BP1884	09/955,698	9/18/2001	Linear Phase Detector for High Speed Clock data Recovery
50945/BP2015	09/969,837	10/1/2001	High-Speed Peak Amplitude Comparator
/BP2187	10/159,788	5/30/2002	Method and Apparatus for High Speed Signal Recovery
50956/BP2138	10/092,166	3/4/2002	High Frequency Statistical Loss of Signal Detector
50964/BP2144	10/241,140	9/10/2002	Phase Lock Loop with Cycle Drop and Add Circuity
50963/BP2233	10/243,086	9/12/2002	Delay Generator
50959/BP2288.1	10/243,281	9/12/2002	Symmetric Differential Logic Circuits
50960/BP2360	10/293,163	11/12/2002	Phase Detector for Extended Linear Response and High- Speed Data Regeneration
50961/BP2361	10/293,624	11/12/2002	Phase Detector with Delay Elements for Optimum Data Regneration
50962/BP2385	10/335,190	12/80/2002	CDR Lock Detector with Hysteresis
50896/BP2454	09/747,392	12/22/2000	Methods of Recording Voice Signals in a Mobile Set
/BP2445	09/640,963	8/16/2000	Code Puncturing Method and Apparatus
/BP2446	09/636,000	8/9/2000	Maximum Likelihood Sequence Estimator which Computes Branch Metrics in Real Time
/BP2448	10/228,165	8/26/2002	Frequency Offset Correction Circuit for WCDMA
/BP2449	10/242,319	9/11/2002	MPSK Equalizer
/BP2450	10/272,507	10/15/2002	Shifted SPSK Modulator for EDGE

GDW PAS528115.1-*-09/5/08 9:84 AM

EXHIBIT A
Page 2